A solution-processed photosensitive passivation layer with a low dielectric constant (PPLD) has been developed for an a-Si thin film transistor. The PPLD has three highly important properties: a low leakage current, low water absorption, and high-transparency. In addition to providing passivation, the PPLD doubles as a planarization layer. The photoactive property of the PPLD is convenient for its adaption to LCD manufacturing process. A photoactive compound contained in the PPLD enables the formation of contact holes and patterns via a photolithography process. Meanwhile, the PPLD requires ITO workability and strong adhesion property on metal and glass substrates. Apart from the above features, an a-Si TFT must perform with extremely high reliability if it is to replace the conventional inorganic passivation layer (SiN x :H). This reliability has been achieved by an a-Si TFT and LCD panel coated with the PPLD. A reliability test was conducted under a high-temperature, high-humidity (HH) condition to examine how resistant the electronic characteristics were to change. The PPLD-coated LCD panel display view showed no defects for a test duration of HH200 hours. This high reliability was presumed to be at least partly attributable to the low water absorption rate of the passivation layer and the suppression of the increase of the TFT off-leakage current by the PPLD, a passivation layer designed to be non-polar as possible. Judging from the results of these experiments, this solution-processed passivation layer seems to be a viable substitute for the conventional inorganic passivation layer. For a larger screen LCD and higher drive frequency, the problem of RC delay has been emerged. The low dielectric constant of the PPLD will suppress the RC delay of the signal and realize both a higher pixel and a higher drive frequency.
Introduction
The growing need for friendlier environmental performance presses LCD panel manufacturers to improve their lowpower-consumption technologies. Concurrently, LCD panels of larger sizes, higher pixel counts (e.g., 2K4K), and higher drive frequencies are emerging to meet the strong demand for high resolution and high quality. These new displays, however, are susceptible to degradation by RC delay. The PPLD has been developed as a coating passivation layer (Fig. 1) . The low water absorption of the PPLD allows it to protect the a-Si layer and accordingly replace the conventional SiN x :H (Fig. 1) . Further, the PPLD possesses has a low dielectric constant, a property that helps suppress the RC delay problem. The PPLD reduces reflection loss compared with the SiN x :H. by eliminating one layer. The stacking of layers with different refractive indexes confers light reflectivity at the interface, which reduces the reflection loss. Meanwhile, the aperture rate can be increased and the relative intensity can be improved because the PPLD suppresses the coupling effect between the data line and pixel electrode, enabling the ITO electrode area to expand relative to the conventional structure. Because the PPLD is coated by a solution process, the CVD process can be skipped. This suppresses the global warming effect, as the process requires no CVD cleaning gases (PFC, NF 3 ), agents destructive to the ozone layer. Figure 2 shows the process flows of the PPLD and SiN x :H. The PPLD requires fewer processes because it has a photosensitive function of the posi-type. The high transparency of the PPLD is maintained by bleaching, that is, by the degradation of photoactive compounds by exposure to light (g and i-lines). A baking time of 1 hour is recommended to cure the film.
Concept of the Material
One of the functions required of the passivation layer is to protect the a-Si layer from water and moisture. This is necessary mainly as a means of keeping the off-leakage current of the TFT low under a high-temperature, high-humidity condition. The layer deposited by the CVD process tends to be dense and compact, which allows it to protect the aCopyright c 2012 The Institute of Electronics, Information and Communication Engineers Si layer from water intrusion. A solution-processed layer is less effective in protecting the a-Si layer from intruding water, as it tends to have a low density. Given the difficulty in fabricating solution-processed layers with densities similar to inorganic layers, we decided to design a new molecular structure. Specifically we wanted a hydrophobic structure to reduce the level of water absorption. Another group has reported the development of a non-photoactive type of passivation layer [2] . We believe, however, that a photoactive type of passivation is more suitable for patterning the contact holes to wire up the pixel electrodes. Yet photoactive compounds have a polar property which tends to come hand in hand with a high water absorption. Our solution was to develop a non-polar base polymer using an olefin type of polymer (see Fig. 3 ). For comparison, we also prepare a conventional acrylic polymer to investigate the correlation among hydrophilicity, water absorption, and the off-leakage current of the TFTs of the passivation layer.
Experiments

Film Properties
Electric Characteristics
The PPLD and acrylic polymers were coated on Si substrates (low resistivity Si wafer), and soft-baked at 100
• C and 90
• C, respectively, bleached over 1 J/cm 2 , and finally cured at 230
• C in an N 2 oven. The electric characteristics (breakdown voltage and dielectric constant) were measured respectively by a mercury probe device which has high repeatability (see Fig. 4 ). This device doesn't requires to fabricate a electrode, thus it doesn't damage the surface of the PPLD. The PPLD was formed on a low resistivity Si wafer. The Hg probe was positioned in contact with the PPLD.
Water Absorption
The coefficient of water absorption of the PPLD and acrylic polymer passivation layers was measured by thermal desorption spectroscopy (TDS). Each material was exposed to a high-temperature, high-humidity (HH) condition, (60 • C, 90%RH) for 48 hours. TDS measurement was conducted before and after the exposure to the HH condition.
Transmittance
The PPLD and acrylic polymer were coated on glass. After curing, the transmittance was measured by UV-vis spectroscopy from 300 nm to 700 nm.
Amenability to LCD Array Processing
Photolithography Characteristics
A PPLD coated on glass (Corning Eagle XG) was softbaked at 100
• C for 2 minutes and exposed to a mixed light of the g, h, and i lines. The holes were then developed with an 0.4% TMAH solution at 23
• C for 90 seconds. The hole patterns were observed by a Scanning Electron Microscope (SEM). Holes of 5 µm in diameter were arranged on a photomask, and the PPLD film was bleached over 1 J/cm 2 for the g, h, and i lines. The retention rate of the contact holes was measured after curing the layer at 230
• C for 1 hour in an oven (N 2 atmosphere). The final thickness was about 2.1 µm.
ITO Pattern Workability
An ITO film was deposited by the sputtering method on a PPLD-coated sheet of glass. Next, the ITO was patterned by a photolithography process and subsequent etching process with 20% aqua regia at 40
• C. After stripping the photo resist with a general stripper ST106 at 60
• C, the substrate was annealed at 220
• C in a nitrogen atmosphere. The ITO patterns were observed by an optical microscope. 
TFT Characteristics
A back channel etched inverted-staggered type TFT was fabricated. The gate, source, and drain were deposited by sputtering and then patterned by a standard photolithography process. Three layers, i.e., a layer of SiN x :H, a layer of a-Si:H, and a layer of n + a-Si:H were deposited one by one in a cat-CVD reactor. The n + -a-Si of the back channel was etched by wet etching with HF/HNO 3 /H 2 O. The gate contact hole was patterned by a standard photolithography and a dry etching process with an etching gas of SF 6 (to etch the gate insulator). Once these processes were finished, the PPLD was coated over the TFT devices. Because the PPLD is photoactive, hole patterns can be fabricated photolithographically. After spin coating and soft-baking at 100
• C, the PPLD was exposured to the mixed light of the g, h, and i lines. Then the holes were developed in 0.4% TMAH for 90 seconds. The hole patterns were observed by SEM. Next, TFT devices passivated with PPLD were exposed to an HH condition (60 • C, 90%RH) for a certain period of time. The TFT Id-Vg current measurement was measured by a semiconductor parameter analyzer B1500A (Agilent Technologies). The channel size was L/W = 5 µm/14 µm (actual measurement). The measurement took place in a cycle of three steps (see below). First, an initial Id-Vg measurement was carried out: Vg = −10 V∼+15 V, Vd = 10 V. Second, a voltage stress of Vg = −10 V, Vd = 10 V, V s = 0 V was applied for 1 minute to simulate a TFT off-state, in order to more closely evaluate the panel driving condition. It is important to investigate the stress when the TFT is an off-state, given that the TFT degradation is closely correlated with the TFT off-leakage current, as discussed below. Third, the IdVg measurement was carried out (under the same measurement conditions used for first step). This cycle was repeated for a certain period under the HH condition. The off-leakage current was defined as the minimum current. Figure 5 shows the method used to evaluate the TFT measurement. 
LCD Panel Evaluation
An LCD test panel was fabricated to examine the validity of the LCD array fabrication process and the reliability of the PPLD. The resolution was 80(H) × 80(V) and the pixel size was 0.4 mm(H) × 0.4 mm(V). The color mode was blackand-white and the mode of the LC was twisted nematic.
RC Delay Calculation
The RC delay of the data line signals of the LCD with each passivation layer was calculated. Figure 6 shows the equivalent circuit. The signal voltage at the far end of the data line was obtained from Eq. (1)
Where, V(t) is the signal voltage, R is a sum of the resistance of the data wire, C is a sum of the parasitic capacitance (simulates between data lines and ITO electrodes), t is time, and the input signal is 10 V.
Results and Discussions
Film Properties
Electric Characteristics
The passivation layer needs a low off-leakage current property at 2.0 MV/cm. The PPLD and acrylic polymer both show a lower off-leakage current than the SiN x :H, the passivation layer conventionally used for the a-Si TFT. The PPLD meets the requirement (Fig. 7) . The PPLD shows a low dielectric constant compared to the acrylic polymer and SiN x :H (Fig. 8) .
This result is derived from the material structure of the PPLD. As mentioned earlier, the PPLD was designed to be more nonpolar than the acrylic polymer. This low polarity reduces the dielectric constant of the PPLD. Figure 9 shows the amount of water absorption of each passivation layer. Compared with acrylic polymer, the PPLD exhibited a lower coefficient of water absorption. This could be explained by the higher polarity of the acrylic polymer, a property linked to its polar ester bonds. Figure 10 shows the transmittance of each passivation layer. The PPLD showed higher transparency than the acrylic polymer at the 400 nm wavelength. This was attributed to the olefin-type polymer framework of the PPLD, a feature selected to confer a non-resonant, noncrystalline structure. Table 1 shows photolithographic characteristics of the PPLD. A high photo speed is always required to manufacture LCD panels. By controlling the polymer acidity and materials, the photo speed can be changed. The hole patterns were formed by a photolithographically, and were well maintained after curing (Fig. 11) . This means that the PPLD can provide drain-contact holes for an LCD array substrate.
Water Absorption
Transmittance
Amenability to LCD Array Processing
Photolithography Characteristics
ITO Pattern Workability
The high adhesion between the passivation layer and substrate prevents the former from peeling during the fabrication of the TFT array. The passivation layer also requires adequate resistance to both the etchant for ITO and the resist remover. Inadequate resistance to either would prevent the high-accuracy patterning of the ITO electrode. Thus, the PPLD is required for ITO pattern workability. Figure 12 shows a patterned ITO on a PPLD. The shapes of the patterns are accurate and free of defects. This result proves that an ITO can be patterned on a PPLD. Figure 13 shows the time-dependent off-leakage current characteristics of a TFT with acrylic polymer, SiN x :H, and PPLD. The off-leakage current was defined as the value of the smallest Id current of the third measurement. All of the devices showed good Id-Vg characteristics before exposure to high-temperature, high-humidity (60
TFT Characteristics
• C, 90%RH). The off-leakage current of the TFT with the acrylic polymer began to increase after 20 hours under the HH condition and rose progressively to 1E-11A by around 50 hours. In contrast, the off-leakage currents of the SiN x :H and the PPLD remained low after over 1,000 hours under the HH condition. One of the factors presumed to be responsible for this suppression of off-leakage current was the low water absorption rate of the passivation layer, as described before [3] . In fact, the PPLD absorbs less water than the acrylic polymer. The SiN x :H layer deposited by the CVD process tends to be dense and compact, which protects the a-Si semiconductor layer from the intrusion of external water. The PPLD, in turn, is composed of a less hydrophilic group than the acrylic polymer, and thus retains a low level of water absorption. Table 2 shows the specifications of the LCD test panel. Figure 14 shows initial data on the TFT Id-Vg characteristics of the test patterns for the PPLD and SiN x :H-passivated TFT. The TFT array processes were the same but the passivation processes differed (the PPLD was formed by a coating process and the SiN x :H was formed by a CVD process). The TFT channel size was L/W = 3/14 µm (actual measurement). As the PPLD was coated via a solution-process, it suppressed damage to the a-Si more effective than the SiN x :H fabricated by the CVD plasma process. Thus, the Vth, S-value, and On/Off ratio of the PPLD were superior to those of the SiN x :H-passivated TFT, along with several other properties.
LCD Panel Evaluation
TFT Characteristics of the Test Patterns
Appearance of the LCD Panel Display
No remarkable problems were observed in the initial display operations of the LCD panel manufactured with the PPLD. Figure 15 shows a black-mode of the first LCD panel fabricated with a PPLD as a passivation layer. The appearance of the panel display was unchanged after exposed to the hightemperature, high-humidity condition (60 • C, 90%RH) for about 200 hours. This demonstrated that the reliability of the LCD panel was closely correlated with the reliability of the TFT. It also confirmed that the PPLD could protect the a-Si layer from water. 
RC Delay Calculation
RC signal delay has emerged as a problem for larger-screen LCDs and LCDs with higher drive frequencies. RC delay on the gate line is thought to be more critical than that of the data line. Here, however, we focused on the delay of the data line, as this takes up larger areas where the PPLD was formed (see Fig. 1 ). The RC delay of the data line is caused by the capacitance of the data lines, a property which depends on the dielectric constant of the organic layer. Thus, a lower-dielectric-constant material is preferred. The RC delay of the data line signals of LCD was calculated for three types, namely, (1) the PPLD, (2) the acrylic polymer/SiN x :H, (3) the SiN x :H, as shown in Fig. 16 . The parasitic capacitance of the data line is presumed to be the capacitance between the data lines and common electrodes. Figure 15 shows the calculation results of the rise time of the data lines at the far end. These results indicate that the data line on the LCD coated with the PPLD has less of an RC delay than that on the LCD coated with the acrylic polymer of SiN x :H. We thus see that the new structure with the PPLD improved the moving image characteristics of a large-size LCD.
